Bias-preserving and error-detectable entangling operations in a superconducting dual-rail system

• URL: http://arxiv.org/abs/2503.10935v1
• Date: Thu, 13 Mar 2025 22:49:43 GMT
• Title: Bias-preserving and error-detectable entangling operations in a superconducting dual-rail system
• Authors: Nitish Mehta, James D. Teoh, Taewan Noh, Ankur Agrawal, Richard Chamberlain, Tzu-Chiao Chien, Jacob C. Curtis, Bassel Heiba Elfeky, S. M. Farzaneh, Benjamin Gudlewski, Trevor Keen, Nishaad Khedkar, Cihan Kurter, Richard Li, Gangqiang Liu, Pinlei Lu, Heather McCarrick, Anirudh Narla, Sitakanta Satapathy, Tali Shemma, Ruby A. Shi, Daniel K. Weiss, Jose Aumentado, Chan U Lei, Joseph O. Yuan, Shantanu O. Mundhada, S. Harvey Moseley, Jr., Kevin S. Chou, Robert J. Schoelkopf,
• Abstract summary: We design and realize a novel two-qubit gate for dual-rail erasure qubits based on superconducting microwave cavities.<n>The gate is high-speed ($sim$500 ns duration), and yields a residual gate infidelity after error detection below 0.1%.<n>We measure low erasure rates of $sim$0.5% per gate, as well as low and asymmetric dephasing errors that occur at least three times more frequently on control qubits.
• Score: 2.6938073024114755
• License: http://creativecommons.org/licenses/by-nc-sa/4.0/
• Abstract: For useful quantum computation, error-corrected machines are required that can dramatically reduce the inevitable errors experienced by physical qubits. While significant progress has been made in approaching and exceeding the surface-code threshold in superconducting platforms, large gains in the logical error rate with increasing system size remain out of reach. This is due both to the large number of required physical qubits and the need to operate far below threshold. Importantly, by exploiting the biases and structure of the physical errors, this threshold can be raised. Erasure qubits achieve this by detecting certain errors at the hardware level. Dual-rail qubits encoded in superconducting cavities are a promising erasure qubit wherein the dominant error, photon loss, can be detected and converted to an erasure. In these approaches, the complete set of operations, including two qubit gates, must be high performance and preserve as much of the desirable hierarchy or bias in the errors as possible. Here, we design and realize a novel two-qubit gate for dual-rail erasure qubits based on superconducting microwave cavities. The gate is high-speed ($\sim$500 ns duration), and yields a residual gate infidelity after error detection below 0.1%. Moreover, we experimentally demonstrate that this gate largely preserves the favorable error structure of idling dual-rail qubits, making it ideal for error correction. We measure low erasure rates of $\sim$0.5% per gate, as well as low and asymmetric dephasing errors that occur at least three times more frequently on control qubits compared to target qubits. Bit-flip errors are practically nonexistent, bounded at the few parts per million level. This error asymmetry has not been well explored but is extremely useful in quantum error correction and flag-qubit contexts, where it can create a faster path to effective error-corrected systems.

Related papers

• Logical multi-qubit entanglement with dual-rail superconducting qubits [14.808613294313902]
  We demonstrate a superconducting processor integrating four dual-rail erasure qubits. Each dual-rail qubit, encoded in pairs of tunable transmons, preserves millisecond-scale coherence times and single-qubit gate errors. This work provides a blueprint ford quantum error correction with erasure qubits.
  arXiv  Detail & Related papers  (2025-04-16T14:02:30Z)
• Erasure detection of a dual-rail qubit encoded in a double-post superconducting cavity [1.8484713576684788]
  We implement a dual-rail qubit encoded in a compact, double-post superconducting cavity. We measure an erasure rate of 3.981 +/- 0.003 (ms)-1 and a residual dephasing error rate up to 0.17 (ms)-1 within the codespace.
  arXiv  Detail & Related papers  (2023-11-08T01:36:51Z)
• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Model-based Optimization of Superconducting Qubit Readout [59.992881941624965]
  We demonstrate model-based readout optimization for superconducting qubits. We observe 1.5% error per qubit with a 500ns end-to-end duration and minimal excess reset error from residual resonator photons. This technique can scale to hundreds of qubits and be used to enhance the performance of error-correcting codes and near-term applications.
  arXiv  Detail & Related papers  (2023-08-03T23:30:56Z)
• Demonstrating a long-coherence dual-rail erasure qubit using tunable transmons [59.63080344946083]
  We show that a "dual-rail qubit" consisting of a pair of resonantly coupled transmons can form a highly coherent erasure qubit. We demonstrate mid-circuit detection of erasure errors while introducing $ 0.1%$ dephasing error per check. This work establishes transmon-based dual-rail qubits as an attractive building block for hardware-efficient quantum error correction.
  arXiv  Detail & Related papers  (2023-07-17T18:00:01Z)
• Demonstrating a superconducting dual-rail cavity qubit with erasure-detected logical measurements [1.8914818474995836]
  We demonstrate a projective logical measurement with integrated erasure detection and use it to measure dual-rail qubit idling errors. We measure logical state preparation and measurement errors at the $0.01%$-level and detect over $99%$ of cavity decay events as erasures. These findings represent the first confirmation of the expected error hierarchy necessary to dual-rail erasure qubits into a highly efficient erasure code.
  arXiv  Detail & Related papers  (2023-07-06T17:52:00Z)
• Dual-rail encoding with superconducting cavities [2.003418126964701]
  We introduce the circuit-Quantum Electrodynamics (QED) dual-rail qubit in which our physical qubit is encoded in the single-photon subspace of two superconducting microwave cavities. We describe how to perform a gate-based set of universal operations that includes state preparation, logical readout, and parametrizable single and two-qubit gates.
  arXiv  Detail & Related papers  (2022-12-22T23:21:39Z)
• Suppressing quantum errors by scaling a surface code logical qubit [147.2624260358795]
  We report the measurement of logical qubit performance scaling across multiple code sizes. Our system of superconducting qubits has sufficient performance to overcome the additional errors from increasing qubit number. Results mark the first experimental demonstration where quantum error correction begins to improve performance with increasing qubit number.
  arXiv  Detail & Related papers  (2022-07-13T18:00:02Z)
• Erasure conversion for fault-tolerant quantum computing in alkaline earth Rydberg atom arrays [3.575043595126111]
  We propose a qubit encoding and gate protocol for $171$Yb neutral atom qubits that converts the dominant physical errors into erasures. We estimate that 98% of errors can be converted into erasures.
  arXiv  Detail & Related papers  (2022-01-10T18:56:31Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Exponential suppression of bit or phase flip errors with repetitive error correction [56.362599585843085]
  State-of-the-art quantum platforms typically have physical error rates near $10-3$. Quantum error correction (QEC) promises to bridge this divide by distributing quantum logical information across many physical qubits. We implement 1D repetition codes embedded in a 2D grid of superconducting qubits which demonstrate exponential suppression of bit or phase-flip errors.
  arXiv  Detail & Related papers  (2021-02-11T17:11:20Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.