Characterising the failure mechanisms of error-corrected quantum logic gates
- URL: http://arxiv.org/abs/2504.07258v1
- Date: Wed, 09 Apr 2025 20:29:47 GMT
- Title: Characterising the failure mechanisms of error-corrected quantum logic gates
- Authors: Robin Harper, Constance Lainé, Evan Hockings, Campbell McLauchlan, Georgia M. Nixon, Benjamin J. Brown, Stephen D. Bartlett,
- Abstract summary: We use a heavy-hex code prepared on a superconducting qubit array to investigate how different noise sources impact error-corrected logic.<n>We identify that idling errors occurring during readout periods are highly detrimental to a quantum memory.<n>By varying different parameters in our simulations we identify the key noise sources that impact the fidelity of fault-tolerant logic gates.
- Score: 2.5128687379089687
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: Mid-circuit measurements used in quantum error correction are essential in quantum computer architecture, as they read out syndrome data and drive logic gates. Here, we use a heavy-hex code prepared on a superconducting qubit array to investigate how different noise sources impact error-corrected logic. First, we identify that idling errors occurring during readout periods are highly detrimental to a quantum memory. We demonstrate significant improvements to the memory by designing and implementing a low-depth syndrome extraction circuit. Second, we perform a stability experiment to investigate the type of failures that can occur during logic gates due to readout assignment errors. We find that the error rate of the stability experiment improves with additional stabilizer readout cycles, revealing a trade-off as additional stability comes at the expense of time over which the memory can decay. We corroborate our results using holistic device benchmarking and by comparison to numerical simulations. Finally, by varying different parameters in our simulations we identify the key noise sources that impact the fidelity of fault-tolerant logic gates, with measurement noise playing a dominant role in logical gate performance.
Related papers
- Detrimental non-Markovian errors for surface code memory [0.5490714603843316]
We study the structure of non-Markovian correlated errors and their impact on surface code memory performance.
Our analysis shows that while not all temporally correlated structures are detrimental, certain structures, particularly multi-time "streaky" correlations, can severely degrade logical error rate scaling.
arXiv Detail & Related papers (2024-10-31T09:52:21Z) - Fault-tolerant quantum computation using large spin cat-codes [0.8640652806228457]
We construct a fault-tolerant quantum error-correcting protocol based on a qubit encoded in a large spin qudit using a spin-cat code.
We show how to generate a universal gate set, including the rank-preserving CNOT gate, using quantum control and the Rydberg blockade.
These findings pave the way for encoding a qubit in a large spin with the potential to achieve fault tolerance, high threshold, and reduced resource overhead in quantum information processing.
arXiv Detail & Related papers (2024-01-08T22:56:05Z) - Fault-tolerant quantum architectures based on erasure qubits [49.227671756557946]
We exploit the idea of erasure qubits, relying on an efficient conversion of the dominant noise into erasures at known locations.
We propose and optimize QEC schemes based on erasure qubits and the recently-introduced Floquet codes.
Our results demonstrate that, despite being slightly more complex, QEC schemes based on erasure qubits can significantly outperform standard approaches.
arXiv Detail & Related papers (2023-12-21T17:40:18Z) - Minimizing readout-induced noise for early fault-tolerant quantum computers [0.0]
We present a different method for syndrome extraction, namely Generalized Syndrome Measurement.
We can detect the error in the logical state with minimized readout-induced noise.
We numerically analyze the performance of our protocol using Iceberg code and Steane code.
arXiv Detail & Related papers (2023-04-23T04:16:26Z) - Strategies for practical advantage of fault-tolerant circuit design in
noisy trapped-ion quantum computers [1.3974342259149322]
We describe the recent demonstration of a fault-tolerant universal gate set in a trapped-ion quantum computer.
We show that various criteria to assess the break-even point for fault-tolerant quantum operations are within reach for the ion trap quantum computing architecture.
arXiv Detail & Related papers (2023-01-24T14:01:48Z) - Witnessing entanglement in trapped-ion quantum error correction under
realistic noise [41.94295877935867]
Quantum Error Correction (QEC) exploits redundancy by encoding logical information into multiple physical qubits.
We present a detailed microscopic error model to estimate the average gate infidelity of two-qubit light-shift gates used in trapped-ion platforms.
We then apply this realistic error model to quantify the multipartite entanglement generated by circuits that act as QEC building blocks.
arXiv Detail & Related papers (2022-12-14T20:00:36Z) - Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and
Cycle Benchmarking [50.8020641352841]
We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application.
We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor.
This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
arXiv Detail & Related papers (2022-01-08T23:12:55Z) - Analytical and experimental study of center line miscalibrations in M\o
lmer-S\o rensen gates [51.93099889384597]
We study a systematic perturbative expansion in miscalibrated parameters of the Molmer-Sorensen entangling gate.
We compute the gate evolution operator which allows us to obtain relevant key properties.
We verify the predictions from our model by benchmarking them against measurements in a trapped-ion quantum processor.
arXiv Detail & Related papers (2021-12-10T10:56:16Z) - Performance of teleportation-based error correction circuits for bosonic
codes with noisy measurements [58.720142291102135]
We analyze the error-correction capabilities of rotation-symmetric codes using a teleportation-based error-correction circuit.
We find that with the currently achievable measurement efficiencies in microwave optics, bosonic rotation codes undergo a substantial decrease in their break-even potential.
arXiv Detail & Related papers (2021-08-02T16:12:13Z) - Fault-tolerant parity readout on a shuttling-based trapped-ion quantum
computer [64.47265213752996]
We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme.
We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%.
The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
arXiv Detail & Related papers (2021-07-13T20:08:04Z) - Crosstalk Suppression for Fault-tolerant Quantum Error Correction with
Trapped Ions [62.997667081978825]
We present a study of crosstalk errors in a quantum-computing architecture based on a single string of ions confined by a radio-frequency trap, and manipulated by individually-addressed laser beams.
This type of errors affects spectator qubits that, ideally, should remain unaltered during the application of single- and two-qubit quantum gates addressed at a different set of active qubits.
We microscopically model crosstalk errors from first principles and present a detailed study showing the importance of using a coherent vs incoherent error modelling and, moreover, discuss strategies to actively suppress this crosstalk at the gate level.
arXiv Detail & Related papers (2020-12-21T14:20:40Z) - Fault-Tolerant Operation of a Quantum Error-Correction Code [1.835073691235972]
Quantum error correction protects fragile quantum information by encoding it into a larger quantum system.
Fault-tolerant circuits contain the spread of errors while operating the logical qubit.
We show that fault-tolerant circuits enable highly accurate logical primitives in current quantum systems.
arXiv Detail & Related papers (2020-09-24T04:31:38Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.