Related papers: Advancing Superconducting Qubits: CMOS-Compatible Processing and Room Temperature Characterization for Scalable Quantum Computing beyond 2D Architectures

Advancing Superconducting Qubits: CMOS-Compatible Processing and Room Temperature Characterization for Scalable Quantum Computing beyond 2D Architectures

URL: http://arxiv.org/abs/2504.18173v3
Date: Tue, 29 Apr 2025 15:17:30 GMT
Title: Advancing Superconducting Qubits: CMOS-Compatible Processing and Room Temperature Characterization for Scalable Quantum Computing beyond 2D Architectures
Authors: S. J. K. Lang, T. Mayer, J. Weber, C. Dhieb, I. Eisele, W. Lerch, Z. Luo, C. Moran Guizan, E. Music, L. Sturm-Rogon, D. Zahn, R. N. Pereira, C. Kutter,
Abstract summary: We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line.<n>Our findings highlight the great potential of CMOS-compatible industry-style fabrication of superconducting qubits for scalable quantum computing.
Score: 0.0
License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
Abstract: We report on an industry-grade CMOS-compatible qubit fabrication approach using a CMOS pilot line, enabling a yield of functional devices reaching 92.8%, with a resistance spread evaluated across the full wafer 200 mm diameter of 12.4% and relaxation times (T1) approaching 80 us. Furthermore, we conducted a comprehensive analysis of wafer-scale room temperature (RT) characteristics collected from multiple wafers and fabrication runs, focusing on RT measurements and their correlation to low temperature qubit parameters. From defined test structures, a across-wafer junction area variation of 10.1% and oxide barrier variation of 7.2% was calculated. Additionally, we notably show a close-correlation between qubit junction resistance and frequency in accordance with the Ambegaokar-Baratoff relation with a critical temperature Tc of about 0.71 K. This overarching relation sets the stage for pre-cooldown qubit evaluation and sorting. In particular, such early-on device characterization and validation are crucial for increasing the fabrication yield and qubit frequency targeting, which currently represent major scaling challenges. Furthermore, it enables the fabrication of large multichip quantum systems in the future. Our findings highlight the great potential of CMOS-compatible industry-style fabrication of superconducting qubits for scalable quantum computing in a foundry pilot line cleanroom.

Related papers

Transport characterization and quantum dot coupling in commercial 22FDX [0.0]
We study the impact of gate stack, channel type and back bias as a function of temperature.<n>This screening process selected qubit devices that allowed us to couple quantum dots along both the length and width of the Si channel.<n>We present stability diagrams with clear and regular honeycomb patterns, where spurious elements such as dopants are not observed.
arXiv Detail & Related papers (2025-01-17T12:17:16Z)
Quantum thermometry for ultralow temperatures using probe and ancilla qubit chains [0.0]
We propose a scheme to enhance the range and precision of ultralow temperature measurements by employing a probe qubit coupled to a chain of ancilla qubits.<n>This study highlights the potential of the probe qubit-ancilla chain system as a powerful and precise tool for quantum thermometry in the ultralow temperature regime.
arXiv Detail & Related papers (2024-12-19T14:28:04Z)
Electron-Electron Interactions in Device Simulation via Non-equilibrium Green's Functions and the GW Approximation [71.63026504030766]
electron-electron (e-e) interactions must be explicitly incorporated in quantum transport simulation.<n>This study is the first one reporting large-scale atomistic quantum transport simulations of nano-devices under non-equilibrium conditions.
arXiv Detail & Related papers (2024-12-17T15:05:33Z)
Thermalization and Criticality on an Analog-Digital Quantum Simulator [133.58336306417294]
We present a quantum simulator comprising 69 superconducting qubits which supports both universal quantum gates and high-fidelity analog evolution. We observe signatures of the classical Kosterlitz-Thouless phase transition, as well as strong deviations from Kibble-Zurek scaling predictions. We digitally prepare the system in pairwise-entangled dimer states and image the transport of energy and vorticity during thermalization.
arXiv Detail & Related papers (2024-05-27T17:40:39Z)
Statistical evaluation of 571 GaAs quantum point contact transistors showing the 0.7 anomaly in quantized conductance using millikelvin cryogenic on-chip multiplexing [0.664586348103541]
We use a cryogenic on-chip multiplexer architecture and investigate the statistics of the 0.7 anomaly observed on the first three plateaus of the quantized conductance of semiconductor quantum point contact (QPC) transistors. A total of 1280 quantum transistors with nano-scale dimensions are patterned in 5 different chips of GaAs heterostructures.
arXiv Detail & Related papers (2024-04-10T06:52:55Z)
Design and simulation of a transmon qubit chip for Axion detection [103.69390312201169]
Device based on superconducting qubits has been successfully applied in detecting few-GHz single photons via Quantum Non-Demolition measurement (QND) In this study, we present Qub-IT's status towards the realization of its first superconducting qubit device.
arXiv Detail & Related papers (2023-10-08T17:11:42Z)
Path toward manufacturable superconducting qubits with relaxation times exceeding 0.1 ms [0.0]
We show that a subtractive etch process results in qubits with average qubit energy relaxation times T1 reaching 70 $mu$s, with maximum values exceeding 100 $mu$s. The presented fabrication process heralds an important milestone towards a manufacturable 300 mm CMOS process for high-coherence superconducting qubits.
arXiv Detail & Related papers (2022-02-21T15:28:06Z)
Measurement of the Low-temperature Loss Tangent of High-resistivity Silicon with a High Q-factor Superconducting Resonator [58.720142291102135]
We present the direct loss tangent measurement of a high-resist intrinsicivity (100) silicon wafer in the temperature range from 70 mK to 1 K. The measurement was performed using a technique that takes advantage of a high quality factor superconducting niobium resonator.
arXiv Detail & Related papers (2021-08-19T20:13:07Z)
Near-Field Terahertz Nanoscopy of Coplanar Microwave Resonators [61.035185179008224]
Superconducting quantum circuits are one of the leading quantum computing platforms. To advance superconducting quantum computing to a point of practical importance, it is critical to identify and address material imperfections that lead to decoherence. Here, we use terahertz Scanning Near-field Optical Microscopy to probe the local dielectric properties and carrier concentrations of wet-etched aluminum resonators on silicon.
arXiv Detail & Related papers (2021-06-24T11:06:34Z)
A high-sensitivity charge sensor for silicon qubits above one kelvin [0.6464439696329373]
We exploit the tunneling between two quantised states in a double-island SET (DISET) to demonstrate a charge sensor with an improvement in signal-to-noise by an order of magnitude. With minor additional hardware overheads, these sensors can be integrated into existing qubit architectures for high fidelity charge readout at few-kelvin temperatures.
arXiv Detail & Related papers (2021-03-11T03:45:19Z)
Conditional quantum operation of two exchange-coupled single-donor spin qubits in a MOS-compatible silicon device [48.7576911714538]
Silicon nanoelectronic devices can host single-qubit quantum logic operations with fidelity better than 99.9%. For the spins of an electron bound to a single donor atom, introduced in the silicon by ion implantation, the quantum information can be stored for nearly 1 second. Here we demonstrate the conditional, coherent control of an electron spin qubit in an exchange-coupled pair of $31$P donors implanted in silicon.
arXiv Detail & Related papers (2020-06-08T11:25:16Z)

This list is automatically generated from the titles and abstracts of the papers in this site.