Security Analysis of Universal Circuits as a Mechanism for Hardware Obfuscation

• URL: http://arxiv.org/abs/2604.03396v1
• Date: Fri, 03 Apr 2026 18:59:00 GMT
• Title: Security Analysis of Universal Circuits as a Mechanism for Hardware Obfuscation
• Abstract summary: Universal Circuits (UCs) offer a promising approach to hardware Intellectual Property (IP) obfuscation.<n>This work evaluates UC security against state-of-the-art oracle-guided (OG) and oracle-less (OL) attacks.
• Score: 2.012425476229879
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Universal Circuits (UCs) offer a promising approach to hardware Intellectual Property (IP) obfuscation, leveraging cryptographic principles to hide both structure and function in a programmable logic fabric. Their adaptability makes them especially suitable for the globalized Integrated Circuit (IC) supply chain, where security against threats like reverse engineering is crucial. Despite the potential, UC security remains largely unexplored. This work evaluates UC security against state-of-the-art oracle-guided (OG) and oracle-less (OL) attacks. Results show near-random success rates (approx 50%) for OG attacks whereas OL attacks display minimal structural leakage. Collectively, these findings confirm the feasibility of UCs for IP protection.

Related papers

• Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection [1.7331553371038069]
  This paper presents an agentic, large language model (LLM)-driven framework for automated hardware netlist obfuscation.<n>Rather than a single prompt-to-output generation step, the framework decomposes the task into specialized stages for circuit analysis, synthesis, verification, and attack evaluation.<n>Results show that the framework generates correct locked netlists while introducing measurable output corruption under incorrect keys, while SAT attacks remain effective.
  arXiv  Detail & Related papers  (2026-04-14T21:04:48Z)
• CIPHR: Cryptography Inspired IP Protection through Fine-Grain Hardware Redaction [5.322112910399912]
  Hardware intellectual property (IP) in the globalized integrated circuit supply chain is exposed to a wide range of confidentiality and integrity attacks.<n>Existing IP-level countermeasures, such as logic locking, hardware obfuscation, camouflaging, and redaction, have aimed at addressing these attacks.<n>We present CIPHR, a robust fine-grain hardware redaction methodology inspired by the cryptographic property of indistinguishability.
  arXiv  Detail & Related papers  (2026-04-04T03:00:49Z)
• Attributing and Exploiting Safety Vectors through Global Optimization in Large Language Models [50.91504059485288]
  We propose a framework that identifies safety-critical attention heads through global optimization over all heads simultaneously.<n>We develop a novel inference-time white-box jailbreak method that exploits the identified safety vectors through activation repatching.
  arXiv  Detail & Related papers  (2026-01-22T09:32:43Z)
• CaMeLs Can Use Computers Too: System-level Security for Computer Use Agents [60.98294016925157]
  AI agents are vulnerable to prompt injection attacks, where malicious content hijacks agent behavior to steal credentials or cause financial loss.<n>We introduce Single-Shot Planning for CUAs, where a trusted planner generates a complete execution graph with conditional branches before any observation of potentially malicious content.<n>Although this architectural isolation successfully prevents instruction injections, we show that additional measures are needed to prevent Branch Steering attacks.
  arXiv  Detail & Related papers  (2026-01-14T23:06:35Z)
• Designing with Deception: ML- and Covert Gate-Enhanced Camouflaging to Thwart IC Reverse Engineering [2.6217304977339473]
  Integrated circuits (ICs) are essential to modern electronic systems, yet they face significant risks from physical reverse engineering (RE) attacks.<n>We present a machine learning-driven methodology that integrates cryptic and mimetic cyber deception principles to enhance IC security against RE.<n>Our work sets a new standard for IC camouflage, advancing the application of cyber deception principles to protect critical systems from adversarial threats.
  arXiv  Detail & Related papers  (2025-08-11T20:40:42Z)
• Secure Tug-of-War (SecTOW): Iterative Defense-Attack Training with Reinforcement Learning for Multimodal Model Security [63.41350337821108]
  We propose Secure Tug-of-War (SecTOW) to enhance the security of multimodal large language models (MLLMs)<n>SecTOW consists of two modules: a defender and an auxiliary attacker, both trained iteratively using reinforcement learning (GRPO)<n>We show that SecTOW significantly improves security while preserving general performance.
  arXiv  Detail & Related papers  (2025-07-29T17:39:48Z)
• A Zero-overhead Flow for Security Closure [1.737435659602194]
  Security has been largely neglected when evaluating the Quality of Results (QoR) from physical synthesis.<n>We propose a modified ASIC design flow that is security-aware and does not degrade QoR for the sake of security improvement.
  arXiv  Detail & Related papers  (2025-07-23T10:28:15Z)
• Cannot See the Forest for the Trees: Invoking Heuristics and Biases to Elicit Irrational Choices of LLMs [83.11815479874447]
  We propose a novel jailbreak attack framework, inspired by cognitive decomposition and biases in human cognition.<n>We employ cognitive decomposition to reduce the complexity of malicious prompts and relevance bias to reorganize prompts.<n>We also introduce a ranking-based harmfulness evaluation metric that surpasses the traditional binary success-or-failure paradigm.
  arXiv  Detail & Related papers  (2025-05-03T05:28:11Z)
• RESAA: A Removal and Structural Analysis Attack Against Compound Logic Locking [2.7309692684728617]
  This paper presents a novel framework, RESAA, designed to classify CLL-locked designs, identify critical gates, and execute various attacks to uncover secret keys. Results show that RESAA can achieve up to 92.6% accuracy on a relatively complex ITC'99 benchmark circuit.
  arXiv  Detail & Related papers  (2024-09-25T14:14:36Z)
• Rethinking the Vulnerabilities of Face Recognition Systems:From a Practical Perspective [53.24281798458074]
  Face Recognition Systems (FRS) have increasingly integrated into critical applications, including surveillance and user authentication. Recent studies have revealed vulnerabilities in FRS to adversarial (e.g., adversarial patch attacks) and backdoor attacks (e.g., training data poisoning)
  arXiv  Detail & Related papers  (2024-05-21T13:34:23Z)
• RTL Interconnect Obfuscation By Polymorphic Switch Boxes For Secure Hardware Generation [0.0]
  We present an interconnect obfuscation scheme at the Register-Transfer Level (RTL) using Switch Boxes (SBs) constructed of Polymorphic Transistors. A polymorphic SB can be designed using the same transistor count as its Complementary-Metal-Oxide-Semiconductor based counterpart.
  arXiv  Detail & Related papers  (2024-04-11T01:42:01Z)
• SISSA: Real-time Monitoring of Hardware Functional Safety and Cybersecurity with In-vehicle SOME/IP Ethernet Traffic [49.549771439609046]
  We propose SISSA, a SOME/IP communication traffic-based approach for modeling and analyzing in-vehicle functional safety and cyber security. Specifically, SISSA models hardware failures with the Weibull distribution and addresses five potential attacks on SOME/IP communication. Extensive experimental results show the effectiveness and efficiency of SISSA.
  arXiv  Detail & Related papers  (2024-02-21T03:31:40Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.