Arbitrary parallel entangling gates with independent calibration on a trapped ion quantum computer
- URL: http://arxiv.org/abs/2604.25993v1
- Date: Tue, 28 Apr 2026 18:00:01 GMT
- Title: Arbitrary parallel entangling gates with independent calibration on a trapped ion quantum computer
- Abstract summary: We demonstrate a new type of parallel entangling gates in a trapped-ion quantum computer.<n>We show the resulting reduced execution time in three well-known algorithms.<n>These advantages motivate architectures featuring multiple medium length ion chains in future quantum computing devices.
- Score: 0.0
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: Parallel processing of information plays a critical role in accelerating computation. This includes quantum computers, where parallel processing of quantum information will play a critical role in practical quantum advantage. Here, we demonstrate a new type of parallel entangling gates in a trapped-ion quantum computer, that simultaneously provides efficient gate-pulse synthesis and calibration, as well as graph-pattern-agnostic implementation. We demonstrate the resulting reduced execution time in three well-known algorithms, exhibiting disjoint gates, a star graph and a ring graph respectively. For disjoint qubit pairs the execution time of our parallel gates is comparable to that of a single-pair entangling gate resulting in an approximately linear speed up. For all graph patterns our parallel gate fidelities are comparable to the fidelity of a single-pair entangling gate. These advantages motivate architectures featuring multiple medium length ion chains in future quantum computing devices.
Related papers
- Quantum Fanout Gates in Constant Depth via Resonance Engineering [0.0]
We present a novel implementation of an n-qubit fanout gate using resonance engineering.<n>Our gate will enable faster stabilizers and could provide speedups in many quantum algorithms.
arXiv Detail & Related papers (2026-05-11T18:00:02Z) - Optimization and Synthesis of Quantum Circuits with Global Gates [41.99844472131922]
We use global interactions, such as the Global Molmer-Sorensen gate present in ion trap hardware, to optimize and synthesize quantum circuits.<n>The algorithm is based on the ZX-calculus and uses a specialized circuit extraction routine that groups entangling gates into Global MolmerSorensen gates.<n>We benchmark the algorithm in a variety of circuits, and show how it improves their performance under state-of-the-art hardware considerations.
arXiv Detail & Related papers (2025-07-28T10:25:31Z) - Cycle-Aware ZZ Crosstalk Mitigation on Quantum Hardware [2.6242820867975123]
ZZ crosstalk and decoherence hinder superconducting quantum computing.<n>We formulate the problem by integrating quantum cycles and two forms of qubit interference.<n>We then propose CYCO, a CYcle-aware ZZ Crosstalk Optimization algorithm.
arXiv Detail & Related papers (2025-03-17T14:13:05Z) - Parallel Quantum Computing Simulations via Quantum Accelerator Platform Virtualization [44.99833362998488]
We present a model for parallelizing simulation of quantum circuit executions.
The model can take advantage of its backend-agnostic features, enabling parallel quantum circuit execution over any target backend.
arXiv Detail & Related papers (2024-06-05T17:16:07Z) - Towards Distributed Quantum Computing by Qubit and Gate Graph
Partitioning Techniques [1.211184870567714]
We propose two techniques for partitioning large quantum circuits and for distribution to small quantum computers.
Our techniques map a quantum circuit to a graph representation.
We use the SeQUeNCe quantum communication simulator to measure the time required for generating all the entanglements required to execute the distributed circuit.
arXiv Detail & Related papers (2023-10-05T23:21:18Z) - Comparing planar quantum computing platforms at the quantum speed limit [0.0]
We present a comparison of the theoretical minimal gate time, i.e., the quantum speed limit (QSL) for realistic two- and multi-qubit gate implementations in neutral atoms and superconducting qubits.
We analyze these quantum algorithms in terms of circuit run times and gate counts both in the standard gate model and the parity mapping.
arXiv Detail & Related papers (2023-04-04T12:47:00Z) - Quantum process tomography of continuous-variable gates using coherent
states [49.299443295581064]
We demonstrate the use of coherent-state quantum process tomography (csQPT) for a bosonic-mode superconducting circuit.
We show results for this method by characterizing a logical quantum gate constructed using displacement and SNAP operations on an encoded qubit.
arXiv Detail & Related papers (2023-03-02T18:08:08Z) - Pairwise-parallel entangling gates on orthogonal modes in a trapped-ion
chain [0.0]
parallel operations are important for both near-term quantum computers and larger-scale fault-tolerant machines.
We propose and implement a pairwise-parallel gate scheme on a trapped-ion quantum computer.
We demonstrate the utility of this scheme by creating a GHZ state in one step using parallel gates with one overlapping qubit.
arXiv Detail & Related papers (2023-02-17T21:12:14Z) - Interaction graph-based characterization of quantum benchmarks for
improving quantum circuit mapping techniques [1.351147045576948]
We propose to extend the characterization of quantum circuits by including qubit interaction graph properties.
Our study reveals a correlation between interaction graph-based parameters and mapping performance metrics for various existing configurations of quantum devices.
arXiv Detail & Related papers (2022-12-13T15:24:37Z) - A quantum processor based on coherent transport of entangled atom arrays [44.62475518267084]
We show a quantum processor with dynamic, nonlocal connectivity, in which entangled qubits are coherently transported in a highly parallel manner.
We use this architecture to realize programmable generation of entangled graph states such as cluster states and a 7-qubit Steane code state.
arXiv Detail & Related papers (2021-12-07T19:00:00Z) - Quantum walk processes in quantum devices [55.41644538483948]
We study how to represent quantum walk on a graph as a quantum circuit.
Our approach paves way for the efficient implementation of quantum walks algorithms on quantum computers.
arXiv Detail & Related papers (2020-12-28T18:04:16Z) - Improving the Performance of Deep Quantum Optimization Algorithms with
Continuous Gate Sets [47.00474212574662]
Variational quantum algorithms are believed to be promising for solving computationally hard problems.
In this paper, we experimentally investigate the circuit-depth-dependent performance of QAOA applied to exact-cover problem instances.
Our results demonstrate that the use of continuous gate sets may be a key component in extending the impact of near-term quantum computers.
arXiv Detail & Related papers (2020-05-11T17:20:51Z) - Parallelising the Queries in Bucket Brigade Quantum RAM [69.43216268165402]
Quantum algorithms often use quantum RAMs (QRAM) for accessing information stored in a database-like manner.
We show a systematic method to significantly reduce the effective query time by using Clifford+T gate parallelism.
We conclude that, in theory, fault-tolerant bucket brigade quantum RAM queries can be performed approximately with the speed of classical RAM.
arXiv Detail & Related papers (2020-02-21T14:50:03Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.