Charge-parity switching effects and optimisation of transmon-qubit design parameters

• URL: http://arxiv.org/abs/2309.17168v4
• Date: Fri, 29 Mar 2024 12:40:52 GMT
• Title: Charge-parity switching effects and optimisation of transmon-qubit design parameters
• Authors: Miha Papič, Jani Tuorila, Adrian Auer, Inés de Vega, Amin Hosseinkhani,
• Abstract summary: We identify optimal ranges for qubit design parameters, grounded in comprehensive noise modeling. A charge-parity switch can be the dominant quasiparticle-related error source of a two-qubit gate. We present a performance metric for quantum circuit execution.
• Score: 0.0
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Enhancing the performance of noisy quantum processors requires improving our understanding of error mechanisms and the ways to overcome them. In this study, we identify optimal ranges for qubit design parameters, grounded in comprehensive noise modeling. To this end, we also analyze a previously unexplored error mechanism that can perturb two-qubit gates due to charge-parity switches caused by quasiparticles. Due to the utilization of the higher levels of a transmon, where the charge dispersion is significantly larger, a charge-parity switch will affect the conditional phase of the two-qubit gate. We derive an analytical expression for the infidelity of a diabatic controlled-Z gate and see effects of similar magnitude in adiabatic controlled phase gates in the tunable coupler architecture. Moreover, we show that the effect of a charge-parity switch can be the dominant quasiparticle-related error source of a two-qubit gate. We also demonstrate that charge-parity switches induce a residual longitudinal interaction between qubits in a tunable-coupler circuit. We present a performance metric for quantum circuit execution, encompassing the fidelity and number of single and two-qubit gates in an algorithm, as well as the state preparation fidelity. This comprehensive metric, coupled with a detailed noise model, empowers us to determine an optimal range for the qubit design parameters Substantiating our findings through exact numerical simulations, we establish that fabricating quantum chips within this optimal parameter range not only augments the performance metric but also ensures its continued improvement with the enhancement of individual qubit coherence properties. Our systematic analysis offers insights and serves as a guiding framework for the development of the next generation of transmon-based quantum processors.

Related papers

• Reinforcement learning pulses for transmon qubit entangling gates [0.0]
  We utilize a continuous-control reinforcement learning algorithm to design entangling two-qubit gates for superconducting qubits. We demonstrate the capability to generate novel pulse sequences that outperform the standard cross-resonance gates.
  arXiv  Detail & Related papers  (2023-11-07T03:19:19Z)
• Optimizing quantum gates towards the scale of logical qubits [78.55133994211627]
  A foundational assumption of quantum gates theory is that quantum gates can be scaled to large processors without exceeding the error-threshold for fault tolerance. Here we report on a strategy that can overcome such problems. We demonstrate it by choreographing the frequency trajectories of 68 frequency-tunablebits to execute single qubit while superconducting errors.
  arXiv  Detail & Related papers  (2023-08-04T13:39:46Z)
• Scalable High-Performance Fluxonium Quantum Processor [0.0]
  We propose a superconducting quantum information processor based on compact high-coherence fluxoniums with suppressed crosstalk. We numerically investigate the cross resonance controlled-NOT and the differential AC-Stark controlled-Z operations, revealing low gate error for qubit-qubit detuning bandwidth of up to 1 GHz.
  arXiv  Detail & Related papers  (2022-01-23T21:49:04Z)
• Analytical and experimental study of center line miscalibrations in M\o lmer-S\o rensen gates [51.93099889384597]
  We study a systematic perturbative expansion in miscalibrated parameters of the Molmer-Sorensen entangling gate. We compute the gate evolution operator which allows us to obtain relevant key properties. We verify the predictions from our model by benchmarking them against measurements in a trapped-ion quantum processor.
  arXiv  Detail & Related papers  (2021-12-10T10:56:16Z)
• Software mitigation of coherent two-qubit gate errors [55.878249096379804]
  Two-qubit gates are important components of quantum computing. But unwanted interactions between qubits (so-called parasitic gates) can degrade the performance of quantum applications. We present two software methods to mitigate parasitic two-qubit gate errors.
  arXiv  Detail & Related papers  (2021-11-08T17:37:27Z)
• Quantum crosstalk analysis for simultaneous gate operations on superconducting qubits [12.776712619117092]
  We study the impact of quantum crosstalk on simultaneous gate operations in a qubit architecture. Our analysis shows that for microwave-driven single-qubit gates, the dressing from the qubit-qubit coupling can cause non-negligible cross-driving errors.
  arXiv  Detail & Related papers  (2021-10-25T01:21:04Z)
• Realization of arbitrary doubly-controlled quantum phase gates [62.997667081978825]
  We introduce a high-fidelity gate set inspired by a proposal for near-term quantum advantage in optimization problems. By orchestrating coherent, multi-level control over three transmon qutrits, we synthesize a family of deterministic, continuous-angle quantum phase gates acting in the natural three-qubit computational basis.
  arXiv  Detail & Related papers  (2021-08-03T17:49:09Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Accurate methods for the analysis of strong-drive effects in parametric gates [94.70553167084388]
  We show how to efficiently extract gate parameters using exact numerics and a perturbative analytical approach. We identify optimal regimes of operation for different types of gates including $i$SWAP, controlled-Z, and CNOT.
  arXiv  Detail & Related papers  (2021-07-06T02:02:54Z)
• Implementing High-fidelity Two-Qubit Gates in Superconducting Coupler Architecture with Novel Parameter Regions [0.0]
  This paper focuses on the gate error sources and the related physical mechanism of ZZ parasitic couplings. Our study opens up new opportunities to implement high-fidelity two-qubit gates in superconducting coupler architecture.
  arXiv  Detail & Related papers  (2021-05-27T16:59:02Z)
• Error analysis in suppression of unwanted qubit interactions for a parametric gate in a tunable superconducting circuit [0.0]
  We experimentally demonstrate a parametric iSWAP gate in a superconducting circuit based on a tunable coupler. We implement the twoqubit iSWAP gate by applying a fast-flux bias modulation pulse on the coupler to turn on parametric exchange interaction between computational qubits.
  arXiv  Detail & Related papers  (2020-03-19T02:26:17Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.