Limited Parallelization in Gate Operations Leads to Higher Space Overhead and Lower Noise Threshold

• URL: http://arxiv.org/abs/2410.04156v3
• Date: Fri, 14 Feb 2025 12:06:22 GMT
• Title: Limited Parallelization in Gate Operations Leads to Higher Space Overhead and Lower Noise Threshold
• Authors: Sai Sanjay Narayanan, Smita Bagewadi, Avhishek Chatterjee,
• Abstract summary: In a modern error corrected quantum memory or circuit, parallelization of gate operations is severely restricted due to issues like cross-talk. In this paper, we obtain an analytical lower bound on the required space overhead in terms of the level of parallelization for an error correction framework.
• Score: 1.17431678544333
• License:
• Abstract: In a modern error corrected quantum memory or circuit, parallelization of gate operations is severely restricted due to issues like cross-talk. Hence, there are enough idle qubits not undergoing gate operations either during the computation phase or during the error correction phase, which suffer further decoherence while waiting. Thus, in reality, the space overhead and the noise threshold would depend on the level of gate parallelization. In this paper, we obtain an analytical lower bound on the required space overhead in terms of the level of parallelization for an error correction framework that has more error correction capability than the existing ones. We consider two types of errors: i.i.d. erasure and depolarization. In comparison to the known lower bounds which assume full gate parallelization, our bound is provably strictly larger despite allowing more capability to the error correction framework. This shows the steep price to be paid for lack of gate parallelization. An implication of the bound is that the noise or decoherence threshold, i.e., the noise beyond which no fault-tolerant memory or circuit can be realized, vanishes if the number of parallel gate operations does not scale linearly with the number of physical qubits.

Related papers

• Performance Analysis for Crosstalk Errors between Parallel Entangling Gates in Trapped Ion Quantum Error Correction [0.0]
  We numerically calculate the logical error rates and coherence times under various crosstalk errors, gate infidelities and coherence times of the physical qubits. We show that a break-even point can be reached under realistic parameters.
  arXiv  Detail & Related papers  (2025-01-16T14:15:51Z)
• Optimizing quantum gates towards the scale of logical qubits [78.55133994211627]
  A foundational assumption of quantum gates theory is that quantum gates can be scaled to large processors without exceeding the error-threshold for fault tolerance. Here we report on a strategy that can overcome such problems. We demonstrate it by choreographing the frequency trajectories of 68 frequency-tunablebits to execute single qubit while superconducting errors.
  arXiv  Detail & Related papers  (2023-08-04T13:39:46Z)
• Hamiltonian Phase Error in Resonantly Driven CNOT Gate Above the Fault-Tolerant Threshold [0.0]
  electron spin qubits are a promising platform for scalable quantum processors. A full-fledged quantum computer will need quantum error correction, which requires high-fidelity quantum gates. We demonstrate a simple yet reliable calibration procedure for a high-fidelity controlled-rotation gate in an exchange-always-on Silicon quantum processor.
  arXiv  Detail & Related papers  (2023-07-18T07:44:00Z)
• Demonstrating a long-coherence dual-rail erasure qubit using tunable transmons [59.63080344946083]
  We show that a "dual-rail qubit" consisting of a pair of resonantly coupled transmons can form a highly coherent erasure qubit. We demonstrate mid-circuit detection of erasure errors while introducing $ 0.1%$ dephasing error per check. This work establishes transmon-based dual-rail qubits as an attractive building block for hardware-efficient quantum error correction.
  arXiv  Detail & Related papers  (2023-07-17T18:00:01Z)
• High-fidelity parallel entangling gates on a neutral atom quantum computer [41.74498230885008]
  We report the realization of two-qubit entangling gates with 99.5% fidelity on up to 60 atoms in parallel. These advances lay the groundwork for large-scale implementation of quantum algorithms, error-corrected circuits, and digital simulations.
  arXiv  Detail & Related papers  (2023-04-11T18:00:04Z)
• A Converse for Fault-tolerant Quantum Computation [1.2031796234206134]
  In this paper, we obtain a lower bound on the redundancy required for $epsilon$-accurate implementation of a class of operations that includes unitary operators. For the practically relevant case of sub-exponential depth and sub-linear gate size, our bound on redundancy is tighter than the known lower bounds.
  arXiv  Detail & Related papers  (2022-11-01T18:43:14Z)
• Simulating scalar field theories on quantum computers with limited resources [62.997667081978825]
  We present a quantum algorithm for implementing $phi4$ lattice scalar field theory on qubit computers. The algorithm allows efficient $phi4$ state preparation for a large range of input parameters in both the normal and broken symmetry phases.
  arXiv  Detail & Related papers  (2022-10-14T17:28:15Z)
• Software mitigation of coherent two-qubit gate errors [55.878249096379804]
  Two-qubit gates are important components of quantum computing. But unwanted interactions between qubits (so-called parasitic gates) can degrade the performance of quantum applications. We present two software methods to mitigate parasitic two-qubit gate errors.
  arXiv  Detail & Related papers  (2021-11-08T17:37:27Z)
• Error-divisible two-qubit gates [0.0]
  We introduce a simple, widely applicable formalism for designing "error-divisible" two qubit gates. This work introduces a set of criteria, and example waveforms and protocols to satisfy them. If implemented at scale, NISQ algorithm performance would be significantly improved by our error-divisible gate protocols.
  arXiv  Detail & Related papers  (2021-10-22T00:42:17Z)
• Engineering fast bias-preserving gates on stabilized cat qubits [64.20602234702581]
  bias-preserving gates can significantly reduce resource overhead for fault-tolerant quantum computing. In this work, we apply a derivative-based leakage suppression technique to overcome non-adiabatic errors.
  arXiv  Detail & Related papers  (2021-05-28T15:20:21Z)
• Benchmarking Coherent Errors in Controlled-Phase Gates due to Spectator Qubits [0.0]
  We benchmark phase errors in a controlled-phase gate due to dispersive coupling of either of the qubits involved in the gate to one or more spectator qubits. Our work is important for understanding limits to the fidelity of two-qubit gates with finite on/off ratio in multi-qubit settings.
  arXiv  Detail & Related papers  (2020-05-12T16:44:27Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.